Energy efficiency has become an urgent issue in high-performance computing. Ssuperconducting digital circuits using Josephson junctions (JJs) have an advantage of low power/energy consumption because of low-voltage operation of millivolts or less. In particular, the rapid single-flux-quantum (RSFQ) logic circuits [1] utilize propagation of impulse-shaped voltage pulses as information carriers in dissipation-free, dispersion-free superconductive interconnections at the speed of light without charging/discharging process, and can operate at a sub-terahertz range with energy consumption of a few attojoule per gate.
Introduction
Energy efficiency has become an urgent issue in high-performance computing. Ssuperconducting digital circuits using Josephson junctions (JJs) have an advantage of low power/energy consumption because of low-voltage operation of millivolts or less. In particular, the rapid single-flux-quantum (RSFQ) logic circuits [1] utilize propagation of impulse-shaped voltage pulses as information carriers in dissipation-free, dispersion-free superconductive interconnections at the speed of light without charging/discharging process, and can operate at a sub-terahertz range with energy consumption of a few attojoule per gate.
In these years, many RSFQ LSIs integrating thousands of JJs have been demonstrated at clock frequencies of 20-50 GHz with power dissipation of only a few milliwatt (e.g., [2] - [4] ). The resultant ~100 aJ/gate energy consumption is extremely low compared to semiconductor devices; however, it is still larger than the intrinsic energy consumption due to switching of JJs, because the conventional RSFQ circuits are driven by constant currents, and relatively large controlling resistors are required.
In this paper, we report operations of RSFQ circuits with reduced power dissipations by driving lowered voltages and by miniaturizing JJs. From the experimental results, the energy consumption was measured to be 3.6 aJ/bit in an 8-bit shift register at a clock frequency of 20 GHz.
Reduction of Energy Consumption
Since voltage drop across a JJ is very small, RSFQ circuits are typically driven in a constant-current mode. Individual current sources are implemented by a constant rail voltage and resistors as shown in Fig. 1 . Unless the JJ J 1 is switching, J 1 's voltage drop is zero and a designed bias current I B =V B /R B is fed statically. In other words, the static energy consumption for the JJ during a clock period is calculated by E S =V B I B /f, where f is a clock frequency. When the current flowing through the JJ exceeds a critical current I C , the JJ switches and produces a voltage pulse of a height of ~I C R S , which is absorbed by a shunt resistor R S connected in parallel with the JJ. This energy consumption caused by JJ switching E D is roughly expressed as the product of I C Φ 0 , and is estimated to be around 0.4 aJ. Here, Φ 0 is the magnetic flux quantum, 2.07×10 −15 Wb. In the conventional RSFQ circuits, bias voltage is selected to be higher enough than the I C R S product in order to compose virtually constant-current sources for junction switching. The typical values for bias voltage and resistance are several millivolts and several ohms for Nb/AlO x /Nb JJs, respectively. As a result, static energy consumption E S is much larger than the intrinsic one, E D .
We propose to apply lower bias voltages to RSFQ circuits, even less than the I C R S product in order to reduce E S . In this study, we apply bias voltages in the range of 0.5 mV to 0.02 mV, which correspond to 1/5 to 1/125 of that in the conventional design. Every value of bias resistances is also lowered in proportion to bias voltages, and thus the static power consumption at bias resistors is directly reduced. At lowered bias voltages, RSFQ circuits no longer operate in a constant-current mode. When a JJ switches, the bias current provided to the JJ is changed dynamically. Figure 2 shows the transient currents of bias currents in RSFQ circuits driven by different bias voltages, obtained from numerical simulation. As bias voltage is lowered, magnitude of a voltage drop across a JJ is suppressed because of the transitional, large decrease of the bias currents. It leads to reduction of power consumption at a shunt resistor, though the switching time is increased slightly. In addition, we set the minimum critical current used in the circuits to be 80 μA or 40 μA, which is a half or quarter of that in the conventional design, by miniaturizing the dimensions of JJs. This directly leads to additional reduction of energy consumption in both E S and E D .
Test Results
We designed several RSFQ shift registers driven by different bias voltages of 0.5 mV, 0.1 mV, and 0.02 mV. With a combination of miniaturizing JJs, the energy consumption is reduced in the range of 1/10 to 1/500 compared to that of the conventional design. Figure 3 shows an equivalent circuit schematic of a basic element of the shift register, which stores 1-bit data. The operation is as follows: an input signal at 'data in' port is transferred across J 1 and a magnetic flux quantum is stored in a superconducting loop of J 1 -L S -J 2 , whose loop inductance is large enough to hold a magnetic flux of Φ 0 . This corresponds to the logical state of '1.' Then, when another clock signal is applied to 'clock in' port, it is split out and switches J 3 in conjunction with the circular current of the stored magnetic flux quantum, and results in output signal at 'data out' port. If no flux quantum is stored in the loop (logical state of '0'), J 2 is designed to switch instead of J 3 to escape the clock signal. Figure 4 displays a microphotograph of an 8-bit RSFQ shift register. The test circuit was composed of an 8-bit shift register made up of about 200 JJs, and an on-chip clock generator for high-speed testing. The RSFQ circuits studied here were based on the ISTEC 2.5-kA/cm 2 Nb/AlO x /Nb Standard fabrication process [5] . The minimum JJ size was 1.26-μm square that has a critical current of 40μA. The I C R S product was designed to be 0.38 mV.
We experimentally verified the correctness of the operations of the shift registers at high-speed clock frequencies. The measured power dissipation was 575 nW at a clock frequency of 20 GHz in the shift register driven by 0.1-mV bias voltage, and 138 nW at 7.5 GHz in that driven by 0.02 mV. The energy consumption was calculated to be 3.6 aJ/bit and 2.3 aJ/bit, respectively. The average of energy consumption was about 0.1 aJ/JJ, which was comparable to the coupling energy of JJ, I C Φ 0 . Note that the power/energy consumptions discussed here include those of interconnections and power-distribution networks.
The energy-delay product (EDP), which is a good measure to energy efficiency in digital circuits, is two orders of magnitude smaller than that of the conventional RSFQ circuits, and 4-5 orders smaller than that of CMOS circuits. This small EDP is remarkable advantage to semiconductor devices even if the cooling penalty is taken into account. The circuit parameters of the shift registers demonstrated here were not optimized for low-voltage driving. We believe that much faster operations could be possible by tuning parameters, resulting in much better energy efficiency.
Conclusions
We demonstrated ultra low-power RSFQ circuits utilizing low-voltage driving and miniaturizing JJs design. From the experimental results of the 8-bit shift register, the energy consumption was measured to be 3.6 aJ/bit at a clock frequency of 20 GHz. Our results showed that the energy consumption could approach the intrinsic energy consumption due to switching of JJs in RSFQ circuits, and that the EDP of RSFQ circuits could be reduced to two orders of magnitude smaller than that of the conventional circuits 
